



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

CONFIRMATION NO. ATTORNEY DOCKET NO. APPLICATION NO. FILING DATE FIRST NAMED INVENTOR 42390P13471 7540 10/085,307 02/27/2002 James P. Kardach EXAMINER 11/04/2004 David N. Tran SURYAWANSHI, SURESH Blakely, Sokoloff, Taylor & Zafman LLP PAPER NUMBER ART UNIT Seventh Floor 12400 Wilshire Boulevard 2115 Los Angeles, CA 90025-1030

DATE MAILED: 11/04/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
Office Action Summary	10/085,307	KARDACH, JAMES P.
	Examiner	Art Unit
	Suresh K Suryawanshi	2115
The MAILING DATE of this communication Period for Reply	n appears on the cover sheet with	the correspondence address
A SHORTENED STATUTORY PERIOD FOR R THE MAILING DATE OF THIS COMMUNICATION - Extensions of time may be available under the provisions of 37 Claster SIX (6) MONTHS from the mailing date of this communication of the period for reply specified above is less than thirty (30) days, of the period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	ON. FR 1.136(a). In no event, however, may a replor. In a reply within the statutory minimum of thirty (beriod will apply and will expire SIX (6) MONTH statute, cause the application to become ABAN	ly be timely filed 30) days will be considered timely. IS from the mailing date of this communication. NDONED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on	27 February 2002.	
2a)☐ This action is FINAL . 2b)⊠	This action is non-final.	
3) Since this application is in condition for all	•	• •
closed in accordance with the practice un	der <i>Ex parté</i> Q <i>uayl</i> e, 1935 C.D. 1	11, 453 O.G. 213.
Disposition of Claims	•	
 4)⊠ Claim(s) 1-33 is/are pending in the application 4a) Of the above claim(s) 16-33 is/are with 5)□ Claim(s) is/are allowed. 6)⊠ Claim(s) 1-15 is/are rejected. 		
7)⊠ Claim(s) <u>1,5,6 and 10</u> is/are objected to.		,
8)⊠ Claim(s) <u>16-33</u> are subject to restriction a	nd/or election requirement.	
Application Papers		
9)☐ The specification is objected to by the Exa	miner.	
10)⊠ The drawing(s) filed on 27 February 2002		jected to by the Examiner.
Applicant may not request that any objection to		* *
Replacement drawing sheet(s) including the co		• • • • • • • • • • • • • • • • • • • •
11) The oath or declaration is objected to by the	ie ⊏xaminer. Note the attached C	Jπice Action or form PTO-152.
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for for a) All b) Some * c) None of:	eign priority under 35 U.S.C. § 1	19(a)-(d) or (f).
1. Certified copies of the priority docur	nents have been received.	
2. Certified copies of the priority docur	nents have been received in App	olication No
3. Copies of the certified copies of the	•	ceived in this National Stage
application from the International Bu		and and
* See the attached detailed Office action for a	a list of the certified copies not re	ceived.
attachment(s)		
) ⊠ Notice of References Cited (PTO-892) *	4) 🔲 Interview Sun	omary (PTO-413)

U.S. Patent and Trademark Office PTOL-326 (Rev. 1-04)

2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Paper No(s)/Mail Date 1/26/04.

6) Other: ____.

Paper No(s)/Mail Date. _____.

5) Notice of Informal Patent Application (PTO-152)

Page 2

Application/Control Number: 10/085,307

Art Unit: 2115

DETAILED ACTION

Election/Restrictions

- 1. Restriction to one of the following inventions is required under 35 U.S.C. 121:
 - I. Claims 1-15, drawn to a processor power control using non-cacheable bus master memory, classified in class 713, subclass 320 and class 711, subclass 138.
 - II. Claims 16-33, drawn to a processor power control using write-through cacheablebus master memory, classified in class 713, subclass 320 and class 711, subclass142.
- 2. The inventions are distinct, each from the other because of the following reasons:

Inventions I and II are related as subcombinations disclosed as usable together in a single combination. The subcombinations are distinct from each other if they are shown to be separately usable. In the instant case, invention I has separate utility such as using non-cacheable bus master memory without the need of write-through cacheable bus master memory. See MPEP § 806.05(d).

Application/Control Number: 10/085,307

Art Unit: 2115

3. Because these inventions are distinct for the reasons given above and the search required for Group I is not required for Group II, restriction for examination purposes as indicated is proper.

Page 3

4. During a telephone conversation with Edwin Taylor (Reg. No. 25,129) on Oct. 18, 2004, a provisional election was made without traverse to prosecute the invention of Group I, claims 1-15. Affirmation of this election must be made by applicant in replying to this Office action. Claims 16-33 are withdrawn from further consideration by the examiner, 37 CFR 1.142(b), as being drawn to a non-elected invention.

Application/Control Number: 10/085,307 Page 4

Art Unit: 2115

5. Claims 1-15 are presented for examination.

Claim Objections

- 1. Claims 1 and 6 are objected to because of the following informalities: a claim should end with a period. Appropriate correction is required.
- 2. Claims 5 and 10 are objected to because of the following informalities: use of abbreviation "ARB_DIS" without an establish definition in the claim itself or in the parent claim. Appropriate correction is required.

Claim Rejections - 35 USC § 112

3. Claims 1 and 6 recite the limitation "the processor" in the last line. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

۲.

Art Unit: 2115

- 5. Claims 1-15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Poisner et al (US Patent no 5,983,354¹) in view of Elkhoury et al (US Patent no 6,205,507 B1).
- 6. As per claims 1, 6 and 11, Poisner et al clearly disclose that a necessary requirement for placing a processor into a low power state (C3 state) is to make sure that no bus master device is communicating with main memory because in C3 state the processor will be unable to maintain cache coherency with main memory [col. 1, line 66 – col. 2, line 11; col. 5, lines 6-9; col. 8, lines 25-38]. Now, a routineer in the art would think how to keep the processor in C3 state while bus master device still can use the memory for other purposes where no cache coherency is required. This can be done by setting the memory as non-cacheable which is expressly disclosed by Elkhoury et al that the snoop routine from the processor will not be executed if the memory is set as non-cacheable [col. 6, lines 23-28]. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to combine the cited references as both are directed to cache coherency between a processor and main memory accessed by a bus master device. Moreover, clearly the idea of setting the memory as non-cacheable will allow to place the processor in the computer system into a low power state of C3 because now the processor does not have to maintain it's cache coherency and the same time there will be no need of setting a bus master status bit. Thus, a bus master device will be able to utilize the main memory for other purposes.

¹ Poisner et al is a prior art reference cited by applicant dated Jan 26, 2004.

Art Unit: 2115

- 7. As per claims 2, 7 and 12, Poisner et al teach that the low power state is a deep sleep state [col. 1, lines 47-48].
- As per claims 3, 8 and 13, Poisner et al teach that the low power state is a C3 state [col. 8, __ lines 36-37].
- 9. As per claims 4, 9 and 14, Elkhoury et al teach that there is no snoop cycles are generated when the memory is set as non-cacheable [col. 6, lines 23-28].
- 10. As per claims 5, 10 and 15, clearly in the view of the detailed discussion above in claim 1, the bus master device is allowed to generate bus master read and write operation even when the ARB_DIS bit is set.

Application/Control Number: 10/085,307

Art Unit: 2115

Conclusion

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Suresh K Suryawanshi whose telephone number is 571-272-

3668. The examiner can normally be reached on 9:00am - 5:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

sks

October 26, 2004

Dennis M. Butler Primary Examiner

Dennie M. Butler

Page 7